

# How to Test the Security of an Arm Cortex-M IoT device using Open Source and Free Tools

Dr David Long

Principal Member Technical Staff, Doulos





# Agenda

- What are the issues?
- Use of models
- Reverse engineering with Ghidra
- Unicorn testbench
- Extracting state from GDB with GEF
- Fuzz Testing
- Alternatives to Testing




# What are the issues?

- Vulnerabilities not easy to find/investigate?
- Understanding what attacker might do
- Free Web and Linux security tools not appropriate for Cortex-M?
- Commercial security tools/testers too expensive?

# Use of Models

- Hardware might not be available for vulnerability tests
- Virtual platform can model physical device
  - Enables invasive tests without damaging hardware
  - Provides similar visibility to hardware debugger
  - Tests easy to automate with scripts
- Open-source QEMU emulator widely used for SW development
  - Requires device models (not just CPU)
- Unicorn emulator based on cut-down QEMU core



# Simple Example Vulnerability (1)

```
char user[40] = "";
```

Buffer for input string

```
for (int32_t nchars=0; nchars < 40; nchars++) {  
    int32_t c = uart0_getchar(UART0_BASE_PTR);  
    user[nchars] = c;  
}  
do_bad();
```

Get string from UART

Write string to buffer

Function to process input string

# Simple Example Vulnerability (2)

```
void doBad() {  
    char outbuf[512];  
    char buffer[512];  
  
    sprintf(buffer, "ERR Wrong command: %.40s", user);  
  
    sprintf(outbuf, buffer);  
}
```

Local variables on stack


2<sup>nd</sup> arg is format string!

Malevolent Input string

%497d\x9d\x06\x00

Hex values

# Simple Example Vulnerability (3)






# Ghidra

- Open Source Reverse Engineering tool developed by US National Security Agency (NSA)
- Runs on multiple platforms (requires Java JDK)
- Supports multiple architectures (including x86, Arm Cortex-M and Arm Cortex-A)
- Disassembles binary image (e.g. dumped from SPI FLASH)
- Generates readable C code from disassembled image
- Similar capabilities to IDA Pro (commercial tool)

# Ghidra Import Raw Binary

- Need to select format of raw binary
  - format of .elf is auto-detected



# Ghidra Initial Results

The screenshot shows the Ghidra interface with three main panes:

- Symbol Tree:** On the left, it lists various symbols including imports, exports, and functions. A red arrow points from the "Program symbols" callout to the "FUN\_000008d4" entry in the tree.
- Disassembled:** The middle pane displays the assembly code for the function FUN\_000008d4. A red oval labeled "main()" covers the first few lines of assembly. Another red oval labeled "Disassembled" covers the entire assembly listing.
- Generated C:** The right pane shows the generated C code corresponding to the assembly. A red oval labeled "Generated C" covers the code area.

**Assembly Listing (Disassembled):**

```
FUNCTION
undefined FUN_000008d4()
r0:1 <RETURN>
Stack[-0xc]:3 local_c
undefined4
Stack[-0x14]:4 local_14
Stack[-0x1c]:4 local_lc
Stack[-0x24]:4 local_24
Stack[-0x2c]:4 local_2c
FUN_000008d4
000008d4 80 b5 push { r7, lr }
000008d6 8a b0 sub sp, #0x28
000008d8 00 af add r7, sp, #0x0
000008da 00 f0 27 fc bl FUN_00000112c
000008de 2b 4b ldr r3, [PTR_s_Hello_World!%x_%x_%x_%x_%x_0000098c]
000008e0 3b 62 str r3=>s_Hello_World!%x_%x_%x_
000008e2 14 23 mov r3, #0x14
000008e4 fb 18 add r3, r7, r3
000008e6 2a 4a ldr r2, [PTR_PTR_DAT_00000990]
000008e8 03 ca ldmia r2!, { r0, r1 }=>PTR_DAT_00000990
000008ea 03 c3 stmia r3!=>local_lc, { r0, r1 }=>
000008ec 0c 23 mov r3, #0xc
```


**Generated C:**

```
void FUN_000008d4(void)
{
    undefined4 local_2c;
    undefined4 uStack40;
    undefined4 local_24;
    undefined4 uStack32;
    undefined4 local_1c;
    undefined4 uStack24;
    int local_14;
    undefined *local_10;
    int local_c;

    FUN_00000112c();
    local_10 = PTR_s_Hello_World!%x_%x_%x_%x_%x_0000098c;
    local_1c = *(undefined4 *)PTR_PTR_DAT_00000990;
    uStack24 = *(undefined4 *)PTR_PTR_DAT_00000980 + 4;
    local_24 = *(undefined4 *)PTR_DAT_00000994;
    uStack32 = *(undefined4 *)PTR_DAT_00000994 + 4;
    local_2c = *(undefined4 *)PTR_DAT_00000996;
    uStack40 = *(undefined4 *)PTR_DAT_00000996 + 4;
    FUN_0000010a4(PTR_s_Hello_World!%x_%x_%x_%x_%x_0000098c, uStack40, PTR_DAT_00000998 + local_c);
    do {
        if (0x27 < local_c) {
            LAB_0000095c:
            FUN_00000850();
            FUN_00000828(PTR_DAT_000009a4, &local_1c);
            FUN_00000828(PTR_DAT_000009a8, &local_24);
            FUN_00000828(PTR_DAT_000009ac, &local_2c);
            do {
                /* WARNING: Do nothing block with infinite loop */
            } while( true );
        }
        local_14 = FUN_000013c4(DAT_0000099c);
    }
```

**Program symbols:** A red oval labeled "Program symbols" covers the "Data Types" section of the Symbol Tree.

# Ghidra Program Structure



# Sources of Information

- If MCU known – look in Reference Manual!

## 39.2 Register definition

The UART includes registers to control baud rate, select UART options, report UART status, and for transmit/receive data. Accesses to address outside the valid memory map will generate a bus error.

UART memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
4006_A000	UART Baud Rate Register High (UART0_BDH)	8	R/W	00h	<a href="#">39.2.1/749</a>
4006_A001	UART Baud Rate Register Low (UART0_BDL)	8	R/W	04h	<a href="#">39.2.2/750</a>
4006_A002	UART Control Register 1 (UART0_C1)	8	R/W	00h	<a href="#">39.2.3/750</a>
4006_A003	UART Control Register 2 (UART0_C2)	8	R/W	00h	<a href="#">39.2.4/752</a>
4006_A004	UART Status Register 1 (UART0_S1)	8	R/W	C0h	<a href="#">39.2.5/753</a>
4006_A005	UART Status Register 2 (UART0_S2)	8	R/W	00h	<a href="#">39.2.6/755</a>
4006_A006	UART Control Register 3 (UART0_C3)	8	R/W	00h	<a href="#">39.2.7/757</a>
4006_A007	UART Data Register (UART0_D)	8	R/W	00h	<a href="#">39.2.8/758</a>
4006_A008	UART Match Address Registers 1 (UART0_MA1)	8	R/W	00h	<a href="#">39.2.9/759</a>

Table continues on the next page...

# Ghidra Annotated Results

The image shows the Ghidra interface with several annotations:

- UART\_0\_S1**: A red oval highlights the symbol `UART_get_char` in the decompiled code.
- UART\_0\_D**: A red oval highlights the symbol `UART_put_char` in the decompiled code.
- UART\_0**: A red oval highlights the symbol `UART_0` in the assembly listing.
- main()**: A red oval highlights the `main` function in the decompiled code.

**Assembly Listing (play.bin):**

```

0000098 int UART_get_char(int iParm1)
0000098a PTR_s_Hello_World!$x_x_x_x_
0000098b 48 PTR_PTR_DAT_00000990
0000098c 18 15 00 00 addr s_Hello_World!
00000990 50 15 00 00 addr PTR_DAT_000015
00000994 58 15 00 00 addr PTR_DAT_0000994
00000998 60 15 00 00 addr DAT_00001560
0000099c 00 a0 06 40 undefined4 4006A00h
000009a0 88 e0 ff lf undefined4 1FFE088h
000009a4 44 15 00 00 addr DAT_00001544
000009a8 48 15 00 00 addr PTR_DAT_000009a8
000009ac 4c 15 00 00 addr DAT_00001548
000009ac 4c 15 00 00 addr PTR_DAT_000009ac
000009ac 4c 15 00 00 addr DAT_0000154c

```

**Decompiled Code (main):**

```

1 void main(void)
2 {
3     undefined4 local_2c;
4     undefined4 uStack40;
5     undefined4 *local_24;
6     undefined4 uStack32;
7     undefined4 local_1c;
8     undefined4 uStack24;
9     int local_14;
10    undefined *local_10;
11    int char_count;
12
13    FUN_0000112c();
14    local_10 = PTR_s_Hello_World!$x_x_x_x_x_x_x_x_x_x_0000098c;
15    local_1c = *(undefined4 *)PTR_PTR_DAT_00000980;
16    uStack24 = *(undefined4 *)PTR_PTR_DAT_00000990 + 4;
17    local_24 = *(undefined4 *)PTR_DAT_00000994;
18    uStack32 = *(undefined4 *)PTR_DAT_00000994 + 4;
19    local_2c = *(undefined4 *)PTR_DAT_00000998;
20    uStack40 = *(undefined4 *)PTR_DAT_00000998 + 4;
21    print(PTR_s_Hello_World!$x_x_x_x_x_x_x_x_x_x_0000098c,uStack40);
22    char_count = 0;
23    do {
24        if (0x27 < char_count) {
25            LAB_0000095c:
26            FUN_00000850();
27            FUN_00000828(PTR_DAT_000009a4,local_1c);
28            FUN_00000828(PTR_DAT_000009a8,local_24);
29            FUN_00000828(PTR_DAT_000009ac,local_2c);
30            do {
31                /* WARNING: Do nothing block with infinite loop */
32            } while( true );
33        }
34        local_14 = UART_get_char(UART_0);
35        UART_put_char(UART_0,(int)(char)local_14);
36        *(undefined4 *)DAT_000009a0 + char_count = (char)local_14;
37        if (local_14 == 0xd) {
38            UART_put_char(UART_0,10);
39        }
40    }
41 }
```



# Unicorn Emulator

- Uses QEMU JIT CPU emulation – fast!
- Written in C but also has Python API
- Supports multiple architectures, including Cortex-M
- Various levels of instrumentation provided:
  - Single-step or break on particular instruction
  - Memory accesses
  - Dynamic read/write of registers and memory
  - Exceptions/events with user-defined callbacks

# Unicorn Basic Python Testbench

```
finput = open('idata.txt', 'rb')

mu = Uc(UC_ARCH_ARM, UC_MODE_ARM)

mu.mem_map(0x0, STACK_ADDR)

mu.mem_map(0x40000000, 0x100000)

#Open code from file

file = open("play.bin", "rb")

CODE = file.read(0x168c)

#Write machine code to previously mapped memory

mu.mem_write(0x0, CODE)

mu.reg_write(UC_ARM_REG_SP, STACK_ADDR)

mu.emu_start(ADDRESS+1, ADDRESS + 80)
```

ADDRESS = 0x00008d4  
STACK\_ADDR = 0x20006000

# Unicorn – Adding a Callback

```
# callback for read of UART

def hook_uart_read(mu, access,
    address, size, value, user_data):
    print("UART read")

    mu.mem_write(address, finput.read(1))
```

UART0\_D = 0x4006A007  Address of UART0\_D register

```
mu.hook_add(UC_HOOK_MEM_READ, hook_uart_read,
    begin=UART0_D, end=UART0_D)
```




# Unicorn – Display Registers

```
def dump_regs(mu):  
    r0 = mu.reg_read(UC_ARM_REG_R0)  
    r1 = mu.reg_read(UC_ARM_REG_R1)  
    r2 = mu.reg_read(UC_ARM_REG_R2)  
    ...  
    r6 = mu.reg_read(UC_ARM_REG_R6)  
    r7 = mu.reg_read(UC_ARM_REG_R7)  
    sp = mu.reg_read(UC_ARM_REG_SP)  
    print("Regs = {0x%0x, 0x%0x, 0x%0x,  
          0x%0x, 0x%0x, 0x%0x, 0x%0x, 0x%0x, 0x%0x}"  
          %(r0, r1, r2, r3, r4, r5, r6, r7, sp))
```

# Unicorn – Peripheral Reg Names

- Peripheral register details listed in CMSIS pack



The screenshot shows the arm KEIL website with the following details:

- Product Information:** Product Overview, Supported Microcontrollers, Shows and Seminars.
- Technical Support:** Support Knowledgebase, Product Manuals, Application Notes, Discussion Forum.
- Software Downloads:** Product Downloads, File Downloads.
- Other Information:** Books, Links.
- Contact Information:** Corporate, Sales Channels, Distributors.

**NXP MKL46Z256xxx4**

ARM Cortex-M0+, 48 MHz, ROM, RAM

The Kinetics(r) KL4x MCU family combines ultra-low-power performance with a rich suite of analog, communication, timing and control peripherals (including a segment LCD controller) for applications like electronic scales, flow meters, smart meters, and thermostats.

- Includes multiple flexible low-power modes, including new compute mode which reduces dynamic power by placing peripherals in an asynchronous stop mode
- Features security circuitry to prevent unauthorized access to RAM and flash contents
- Provides a migration path to lower and higher performance and feature integration through compatibility with other Kinetics families
- Backed by robust development tools and software

Core ARM Cortex-M0+, 48 MHz  
Clock & Power 48 MHz


**Quick Links:** Board List, Software Packs, MDK Version 5, Legacy Support, Feedback.

**Content Statement:** The information displayed on this page is supplied by NXP. This content is not moderated, owned, nor validated by ARM.

**Silicon Supplier:** NXP 

**Device Family Pack:** Support for this device is contained in Device Family Pack for MKL46Z4. 

**Download:** 



NXP > NXP.MKL46Z4\_DFP.10.0.3

- Name
- arm
- cmsis\_drivers
- drivers
- iar
- project\_template
- template
- utilities
- fsl\_device\_registers.h
- LA\_OPT\_Base\_License.htm
- LA\_OPT\_WOLFSSL\_EVAL.htm
- Licenses.txt
- MKL46Z4.h
- MKL46Z4.xml
- MKL46Z4\_features.h
- NXP.MKL46Z4\_DFP.pdsc
- SW-Content-Register.txt
- system\_MKL46Z4.c
- system\_MKL46Z4.h

# Unicorn – Peripheral Reg Names

```
import pickle  
  
from cmsis_svd.parser import SVDParser  
  
parser = SVDParser.for_xml_file('MKL46Z4.xml')  
  
svns = {}  
  
for peripheral in parser.get_device().peripherals:  
    for register in peripheral.registers:  
        regname = "%s_%s"%(peripheral.name,register.name)  
        regaddr = peripheral.base_address + register.address_offset  
        svns.update ({regname:regaddr})  
  
f = open('MKL46Z4.pickle', 'wb')  
pickle.dump(svns, f)  
f.close
```

Python cmsis\_svd module can convert to pickle file



# Unicorn – Peripheral Reg Names

- Python testbench can load pickle file

```
import pickle  
  
fregs = open('MKL46Z4.pickle', 'rb')  
  
PREGS = pickle.load(fregs)
```

- Testbench code can now use register names

```
mu.mem_write(PREGS['UART0_S1'], struct.pack('I', 0xffffffff))  
  
print("UART0_S1 0x%0x" %(PREGS['UART0_S1']))  
  
mu.hook_add(UC_HOOK_MEM_READ, hook_uart_read,  
    begin=PREGS['UART0_D'], end=PREGS['UART0_D'])
```



# Unicorn - Disassembly

- Python capstone module disassembles code

```
import capstone
md = Cs(CS_ARCH_ARM, CS_MODE_THUMB + CS_MODE_LITTLE_ENDIAN)
```


- Callback can trace instructions

```
def hook_code(uc, address, size, user_data):
    tmp = CODE[address:address+size]
    for i in md.disasm(tmp, address):
        if (sz == 2):
            print("#0x%x:\t%s\t%s" %(u16(tmp), i.mnemonic, i.op_str))
    dump_regs(uc)
```



# Unicorn Testbench Results


```
[Init]  
UART0_S1 0x4006a004  
[Emulation]  
>>> Tracing instruction at 0x8d4,  
instruction size = 0x2  
>>> Instruction code at [0x8d4] =#0xb580: push {r7, lr}  
Regs = {0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x20006000}  
...  
>>> Instruction code at [0x13e6] =#0x79db: ldrb r3, [r3, #7]  
Regs =  
{0x4006a000,0xa,0xffffffe0,0x4006a000,0x0,0x0,0x0,0x20005fc0,0x  
20005fc0}  
UART read ...
```



# Improving Emulator Accuracy


- Can pre-load register and memory contents
- Memory and registers can be captured from hardware debugger
- GDB includes Python API
- GEF (gef.py) includes features to dump reg/memory

```
def dump_regs():  
    for reg in current_arch.all_registers:  
        reg_val = get_register(reg)  
        reg_state[reg.strip().strip('$')] = reg_val  
    return reg_state
```



# Automating Vulnerability Tests

- Fuzzing is a technique to generate and apply a large set of input data to see if anything breaks!
- afl-unicorn combines popular "American Fuzzy Lop" fuzzer with Unicorn emulator
  - Support includes Cortex-A
  - Cortex-M requires some additional work




# Alternatives to Vulnerability Tests

- Check for violations of CERT C coding rules
  - Requires static analysis tool
- Perform thorough Threat Modelling at design stage
  - Microsoft Threat Modeling Tool is free!
- Use a secure design framework
  - Arm PSA – see next slide

# Arm PSA

## Platform Security Architecture (PSA)

The open device security framework, with independent testing



# Arm PSA

## Key Takeaways

PSA and PSA Certified Builds Trust in Devices and Data

**PSA is a framework for security**, enabling the right amount of security to be designed into devices through the PSA Root of Trust, **unlocking innovation opportunities and digital transformation.**

[arm.com/psa](http://arm.com/psa)

**PSA Certified** assesses the framework through



Testing solutions have **consistent developer APIs** for fundamental security functions



Providing **multi-level assurance and robustness testing** of the PSA-RoT

[psacertified.org](http://psacertified.org)

## SoC Design & Verification

- » SystemVerilog
- » UVM
- » SystemC
- » TLM-2.0
- » Arm

## FPGA & Hardware Design

- » VHDL
- » Verilog
- » Perl
- » Tcl
- » Xilinx
- » Intel (Altera)

## Embedded Software

- » Emb C/C++
- » Emb Linux
- » Yocto
- » RTOS
- » **Security**
- » Arm

## Python & Deep Learning

